Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: div_k Download
 Description: this verilog programme divid the clock to 1/k in fluquency.
 Downloaders recently: [More information of uploader taoy_2007]
 To Search:
File list (Check if you may need any files): 
div_k.v
k5fp.bmp

CodeBus www.codebus.net