Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AVD Download
 Description: Modern IC chip contains a wealth of trigger, the clock drive source different circuit exists between the frequency and phase, resulting in different clock regions across asynchronous data transmission requirements. Metastability problem is asynchronous data transfer process is facing a major problem, we propose a variety of data transmission across the asynchronous clock boundary methods, which include FIFO method and the pulse width processing synchronization method.
 Downloaders recently: [More information of uploader 974855846]
 To Search:
File list (Check if you may need any files):
跨越异步时钟边界传输数据的解决方案.doc
逻辑综合中对关键路径处理方法的研究.doc
    

CodeBus www.codebus.net