Description: Language: verilog
Function: I2C written in Verilog HDL with the host serial communication program. Two bus lines: a serial data line SDA, a serial clock line SCL 8-bit bi-directional serial data transmission bit rate in the standard mode of up to 100kbit/s, fast mode, up to 400kbit/s, high-speed mode of up to 3.4Mbit/s in the data transmission process, when the clock line is high, the data line must remain stable. If the clock line is high level when the data line changes will be considered is the control signal.
Simulation tools: modelsim
synthesis tool: quartus II
- [I2C_Verilog] - I2C controller Verilog source code examp
- [I2C_verilog] - Verilog design using a simple and practi
- [add] - Multiplier and adder pipeline developmen
- [i2c_master_slave_core] - I2C master/slave IP core
- [i2c] - This is an IIC interface procedures for
- [oc_i2c_master_top_v92] - I2C IP for Quartus V9.0 sp2, can used in
- [I2C] - I2C/IIC Bus Driver, written in Verilog,
- [i2c] - I2C verilog RTL code， support master and
- [UART] - Language: verilog language function: thr
- [serial] - The module s function is to verify the i
File list (Check if you may need any files):
I2C\I2C.v
...\I2C7407_TEST.v
...\I2C_config.v
...\I2C_Master.v
...\I2C_TEST.v
...\readwrite_test.v
...\trigate.v
...\trigate_bb.v
...\trigate_inst.v
...\trigate_test.v
I2C
Download