Description: A complete MIPS CPU design, innovative design projects, detailed project design report containing
To Search:
- [computer12] - FPGA-based RISC CPU design eight ....
- [mpeg2_loopback] - DM642 the MPEG2-based encoding and decod
- [CPU] - Complete a multi-cycle CPU design, quart
- [CPU] - Cpu design with VHDL designed by microin
File list (Check if you may need any files):
MIPS\ISE\.untf
....\...\automake.log
....\...\global.xpi
....\...\global_map.ncd
....\...\global_map.ngm
....\...\global_pad.csv
....\...\global_pad.txt
....\...\global_vhdl.prj
....\...\ISE.dhp
....\...\ISE.npl
....\...\main.bld
....\...\main.cmd_log
....\...\main.lso
....\...\main.mrp
....\...\main.nc1
....\...\main.ncd
....\...\main.ngc
....\...\main.ngd
....\...\main.ngm
....\...\main.ngr
....\...\main.pad
....\...\main.pad_txt
....\...\main.par
....\...\main.par_nlf
....\...\main.pcf
....\...\main.placed_ncd_tracker
....\...\main.prj
....\...\main.routed_ncd_tracker
....\...\main.stx
....\...\main.syr
....\...\main.twr
....\...\main.twx
....\...\main.versim_par
....\...\main.xpi
....\...\main_map.ncd
....\...\main_map.ngm
....\...\main_pad.csv
....\...\main_pad.txt
....\...\main_TEST_v_tf.tdo
....\...\main_TEST_v_tf.udo
....\...\main_timesim.nlf
....\...\main_timesim.sdf
....\...\main_timesim.v
....\...\main_vhdl.prj
....\...\TEST.v
....\...\transcript
....\...\vsim.wlf
....\...\work\_info
....\...\xst\work\hdllib.ref
....\...\...\....\vlg0A\Data_Memory.bin
....\...\...\....\...15\global.bin
....\...\...\....\...20\Registers.bin
....\...\...\....\....D\main.bin
....\...\...\....\...30\Decode.bin
....\...\...\....\....B\Code_Memory.bin
....\...\...\....\...41\Control.bin
....\...\...\....\....7\Execute.bin
....\...\...\....\...62\Fetch.bin
....\...\_ngo\netlist.lst
....\...\._projnav\coregen.rsp
....\...\.........\ednTOngd_tcl.rsp
....\...\.........\global.xst
....\...\.........\ISE.gfl
....\...\.........\ISE_flowplus.gfl
....\...\.........\main.xst
....\...\.........\map.log
....\...\.........\nc1TOncd_tcl.rsp
....\...\.........\netgen_par_tcl.rsp
....\...\.........\par.log
....\...\.........\posttrc.log
....\...\.........\runXst_tcl.rsp
....\...\__projnav.log
....\mips.doc
....\ModelSim\MIPS.cr.mti
....\........\MIPS.mpf
....\........\work\@code_@memory\verilog.asm
....\........\....\.............\_primary.dat
....\........\....\.............\_primary.vhd
....\........\....\...ntrol\verilog.asm
....\........\....\........\_primary.dat
....\........\....\........\_primary.vhd
....\........\....\.data_@memory\verilog.asm
....\........\....\.............\_primary.dat
....\........\....\.............\_primary.vhd
....\........\....\..ecode\verilog.asm
....\........\....\.......\_primary.dat
....\........\....\.......\_primary.vhd
....\........\....\.execute\verilog.asm
....\........\....\........\_primary.dat
....\........\....\........\_primary.vhd
....\........\....\.fetch\verilog.asm
....\........\....\......\_primary.dat
....\........\....\......\_primary.vhd
....\........\....\.registers\verilog.asm
....\........\....\..........\_primary.dat
....\........\....\..........\_primary.vhd
....\........\....\global\verilog.asm
....\........\....\......\_primary.dat
....\........\....\......\_primary.vhd
....\........\....\main\verilog.asm
Download