Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: OpenRISC Download
 Description: OpenRISC_or1200 source code
 Downloaders recently: [More information of uploader chih.heng.kao]
 To Search:
  • [Flash_Ctrl] - Serial flash write and erase operations,
  • [async_fifo] - async_fifo, and VHDL-related, hardware r
File list (Check if you may need any files):
OpenRISC\audio_codec_if.v
........\audio_top.v
........\audio_wb_if.v
........\bench_defines.v
........\command.v
........\control_interface.v
........\crtc_iob.v
........\dbg_crc8_d1.v
........\dbg_defines.v
........\dbg_register.v
........\dbg_registers.v
........\dbg_sync_clk1_clk2.v
........\dbg_top.v
........\dbg_trace.v
........\de2flash_top.v
........\eth_clockgen.v
........\eth_cop.v
........\eth_crc.v
........\eth_defines.v
........\eth_fifo.v
........\eth_maccontrol.v
........\eth_macstatus.v
........\eth_miim.v
........\eth_outputcontrol.v
........\eth_random.v
........\eth_receivecontrol.v
........\eth_register.v
........\eth_registers.v
........\eth_rxaddrcheck.v
........\eth_rxcounters.v
........\eth_rxethmac.v
........\eth_rxstatem.v
........\eth_shiftreg.v
........\eth_spram_256x32.v
........\eth_top.v
........\eth_transmitcontrol.v
........\eth_txcounters.v
........\eth_txethmac.v
........\eth_txstatem.v
........\eth_wishbone.v
........\fifo_4095_16.v
........\fifo_empty_16.v
........\Flash_Command.h
........\Flash_Controller.v
........\flash_top.v
........\flash_top_rw.v
........\flash_wb_if.v
........\iseconfig\OpenRISC.projectmgr
........\.........\xsv_fpga_top.xreport
........\mc_adr_sel.v
........\mc_cs_rf.v
........\mc_defines.v
........\mc_dp.v
........\mc_incn_r.v
........\mc_mem_if.v
........\mc_obct.v
........\mc_obct_top.v
........\mc_rd_fifo.v
........\mc_refresh.v
........\mc_rf.v
........\mc_timing.v
........\mc_top.v
........\mc_top_de2.v
........\mc_wb_if.v
........\mc_wb_if_de2.v
........\onchip_RAM_top.v
........\OpenRISC.gise
........\OpenRISC.xise
........\or1200_alu.v
........\or1200_amultp2_32x32.v
........\or1200_cfgr.v
........\or1200_cpu.v
........\or1200_ctrl.v
........\or1200_dc_fsm.v
........\or1200_dc_ram.v
........\or1200_dc_tag.v
........\or1200_dc_top.v
........\or1200_defines.v
........\or1200_dmmu_tlb.v
........\or1200_dmmu_top.v
........\or1200_dpram_256x32.v
........\or1200_dpram_32x32.v
........\or1200_du.v
........\or1200_except.v
........\or1200_freeze.v
........\or1200_genpc.v
........\or1200_gmultp2_32x32.v
........\or1200_ic_fsm.v
........\or1200_ic_fsm_carol.v
........\or1200_ic_ram.v
........\or1200_ic_tag.v
........\or1200_ic_top.v
........\or1200_if.v
........\or1200_immu_tlb.v
........\or1200_immu_top.v
........\or1200_iwb_biu.v
........\or1200_lsu.v
........\or1200_mem2reg.v
........\or1200_mult_mac.v
........\or1200_operandmuxes.v
    

CodeBus www.codebus.net