Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xapp514_aes3-audio Download
 Description: AES-EBU interface,VHDL,VERILOG
 Downloaders recently: [More information of uploader dcshl]
  • [I2S] - I2S (inter-ic Sound Bus) is a Bus standa
  • [FPGA-based-DAC] - A DA converter implemented with fpga, wi
  • [SPDIF] - SPDIF数字传输接口标准文档,希望对大家有用
  • [xapp1014] - Xapp1014- Advanced FPGA Design- audio vi
  • [MT1769] - LRC data table containing source develop
  • [mp3decoder] - mp3 decoder verilog implementation proce
  • [karthick] - audio codec on fpga
File list (Check if you may need any files):
FilenameSizeDate
project_files
.............\AES3_Spartan3E_Chipscope.cpj
.............\audio_fifo.xco
.............\icon.arg
.............\ila.arg
.............\vio.arg
Verilog
.......\aes_100_500_tonegen.v
.......\aes_crc.v
.......\aes_demo_top.ucf
.......\aes_demo_top.v
.......\aes_dru.v
.......\aes_dru_fixed_4X.v
.......\aes_framer.v
.......\aes_rx.v
.......\aes_rx_formatter.v
.......\aes_rx_rate_detect.v
.......\aes_tx.v
.......\aes_tx_clkdiv.v
.......\audio_pll.v
.......\lp.v
.......\pd.v
.......\spi.v
.......\vcodiv.v
VHDL
....\aes_100_500_tonegen.vhd
....\aes_crc.vhd
....\aes_demo_top.ucf
....\aes_demo_top.vhd
....\aes_dru.vhd
....\aes_dru_fixed_4X.vhd
....\aes_framer.vhd
....\aes_rx.vhd
....\aes_rx_formatter.vhd
....\aes_rx_rate_detect.vhd
....\aes_tx.vhd
....\aes_tx_clkdiv.vhd
AESEBUSPDIF&I2SAudio.pdf

CodeBus www.codebus.net