System Verilog
..............\A Practical Guide for SystemVerilog Assertions
..............\..............................................\1.pdf
..............\..............................................\2.pdf
..............\..............................................\3.pdf
..............\..............................................\4.pdf
..............\..............................................\5.pdf
..............\..............................................\6.pdf
..............\..............................................\7.pdf
..............\..............................................\8.pdf
..............\..............................................\A Practical Guide for System Verilog Assertions.pdf
..............\..............................................\back-matter.pdf
..............\..............................................\front-matter.pdf
..............\..............................................\配书光盘
..............\..............................................\........\chapter1
..............\..............................................\........\........\andor
..............\..............................................\........\........\.....\andor.v
..............\..............................................\........\........\.....\compile
..............\..............................................\........\........\.....\compile.log
..............\..............................................\........\........\.....\run
..............\..............................................\........\........\.....\run.log
..............\..............................................\........\........\basic
..............\..............................................\........\........\.....\basic.v
..............\..............................................\........\........\.....\compile
..............\..............................................\........\........\.....\compile.log
..............\..............................................\........\........\.....\run
..............\..............................................\........\........\.....\run.log
..............\..............................................\........\........\.....\vcs.key
..............\..............................................\........\........\basic_time
..............\..............................................\........\........\..........\basic_time.v
..............\..............................................\........\........\..........\compile
..............\..............................................\........\........\..........\compile.log
..............\..............................................\........\........\..........\run
..............\..............................................\........\........\..........\run.log
..............\..............................................\........\........\cond
..............\..............................................\........\........\....\compile
..............\..............................................\........\........\....\compile.log
..............\..............................................\........\........\....\cond.v
..............\..............................................\........\........\....\run
..............\..............................................\........\........\....\run.log
..............\..............................................\........\........\connect
..............\..............................................\........\........\.......\compile
..............\..............................................\........\........\.......\compile.log
..............\..............................................\........\........\.......\inline.v
..............\..............................................\........\........\.......\run
..............\..............................................\........\........\.......\run.log
..............\..............................................\........\........\disbleiff
..............\.................................