Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Rake_Receiver Download
 Description: Verilog HDL language with a Rake receiver maximum ratio combining criteria, of which 3 related to the parallel input data is output
 Downloaders recently: [More information of uploader zhangmaolei]
 To Search:
File list (Check if you may need any files): 
rake接收机.v

CodeBus www.codebus.net