Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FIR Download
 Description: a FIR with 14 taps, packed with testbench and matlab verification
 Downloaders recently: [More information of uploader hs_356]
 To Search:
  • [FIR_VHDL] - filtre fir a 3 coefficient (tous les blo
  • [fir4tap1] - fir 4 tap code in VHDL
File list (Check if you may need any files): 
Project IV\fir_ex.v
..........\fir_in.salt
..........\fir_out.txt
..........\fir_verify.m
..........\tb_filter_ex1.v
Project IV

CodeBus www.codebus.net