Description: The design is a PC and the FPGA' s serial communication procedures, using a VERILOG language, debugged, the user can make a little change according to their own projects.
- [RS232] - FPGA realization of RS-232 serial port t
- [RS232] - It s combination logic for UART. Edited
File list (Check if you may need any files):
rs232.v
Download