Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: biaojueqi Download
 Description: Seven voting machines when the agreed number of greater than or equal 4, vote.
 Downloaders recently: [More information of uploader wzxlovezdw]
 To Search:
File list (Check if you may need any files):
biaojueqi\biaojueqi.bsf
.........\biaojueqi.done
.........\biaojueqi.flow.rpt
.........\biaojueqi.map.eqn
.........\biaojueqi.map.rpt
.........\biaojueqi.map.summary
.........\biaojueqi.qpf
.........\biaojueqi.qsf
.........\biaojueqi.qws
.........\biaojueqi.v
.........\Block1.bdf
.........\db\biaojueqi.cbx.xml
.........\..\biaojueqi.cmp.qrpt
.........\..\biaojueqi.cmp.rdb
.........\..\biaojueqi.dbp
.........\..\biaojueqi.db_info
.........\..\biaojueqi.eco.cdb
.........\..\biaojueqi.hier_info
.........\..\biaojueqi.hif
.........\..\biaojueqi.map.cdb
.........\..\biaojueqi.map.hdb
.........\..\biaojueqi.map.qmsg
.........\..\biaojueqi.pre_map.cdb
.........\..\biaojueqi.pre_map.hdb
.........\..\biaojueqi.psp
.........\..\biaojueqi.rtlv.hdb
.........\..\biaojueqi.rtlv_sg.cdb
.........\..\biaojueqi.rtlv_sg_swap.cdb
.........\..\biaojueqi.sgdiff.cdb
.........\..\biaojueqi.sgdiff.hdb
.........\..\biaojueqi.sld_design_entry.sci
.........\..\biaojueqi.sld_design_entry_dsc.sci
.........\..\biaojueqi.syn_hier_info
.........\db
biaojueqi
    

CodeBus www.codebus.net