Description: VHDL is used to design the frequency divider
The use of VHDL in FPGA/CPLD is described in this paper
The number of odd and half integers with an even number, not 50, and 50
(N + 0.5) frequency, fractional frequency, score frequency and integral frequency. All implementations are available
The synthesis can be made through Synplify Pro or FPGA manufacturer synthesizer
The circuit is used and verified on the ModelSim. -For crossover design using VHDL
This paper describes the use of examples in the FPGA/CPLD design using VHDL for divider
In Design, including even frequency, duty cycle and 50 of non-50 duty cycle of the odd frequency, half-integer
(N+0.5) frequency, fractional, fractional and integral crossover frequency. Can all achieve
Synplify Pro FPGA by or integrated device manufacturers an integrated, enables the formation of formation
With the circuit, and on the ModelSim verification.
To Search:
File list (Check if you may need any files):
使用VHDL进行分频器设计.pdf
Download