Description: verilog description of the table tennis game, has been successfully verified in FPGA
To Search:
- [pro001_buzzer] - FPGA use buzzer control procedures, usin
- [VDHL] - Verilog s 135 classic design example, DC
File list (Check if you may need any files):
pingpong.v
Download