Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ASIC Download
 Description: This article describes the standard cell library based on deep sub-micron digital IC design flow automation. This process from the design of system-level behavioral descriptions or RTL description of the beginning, followed by behavioral-level functional verification system, design an integrated, comprehensive post-simulation, automatic placement and routing to the final post-layout simulation. In
 To Search:
  • [a] - s3c2440 stethscope no OS
  • [fft_st] - FFT with NIOS2 nuclear construction proj
File list (Check if you may need any files):
一个ASIC设计流程实例.pdf
readme.txt
    

CodeBus www.codebus.net