Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: std_logic_1164 Download
 Description: This packages defines a standard for designers to use in describing the interconnection data types used in vhdl modeling.
 Downloaders recently: [More information of uploader xfly61]
 To Search:
File list (Check if you may need any files): 
std_logic_1164.vhd

CodeBus www.codebus.net