Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VerilogSourceCode Download
 Description: Multiplier, divider, multiplexer, encoder, BCD code converter, adder, subtractor, state machines, four more players, digital control, serial port, marquees, electronic clock
 Downloaders recently: [More information of uploader dofa1234]
 To Search:
File list (Check if you may need any files):
基础实验\除法器\.xhdl3.xref
........\......\cmp_state.ini
........\......\div.asm.rpt
........\......\div.cdf
........\......\div.done
........\......\div.dpf
........\......\div.fit.eqn
........\......\div.fit.rpt
........\......\div.fit.smsg
........\......\div.fit.summary
........\......\div.flow.rpt
........\......\div.map.eqn
........\......\div.map.rpt
........\......\div.map.summary
........\......\div.pin
........\......\div.pof
........\......\div.qpf
........\......\div.qsf
........\......\div.qws
........\......\div.tan.rpt
........\......\div.tan.summary
........\......\div.v
........\......\div.v.bak
........\......\div_assignment_defaults.qdf
........\......\.b\div.asm.qmsg
........\......\..\div.asm_labs.ddb
........\......\..\div.cbx.xml
........\......\..\div.cmp.cdb
........\......\..\div.cmp.hdb
........\......\..\div.cmp.kpt
........\......\..\div.cmp.logdb
........\......\..\div.cmp.rdb
........\......\..\div.cmp.tdb
........\......\..\div.cmp0.ddb
........\......\..\div.dbp
........\......\..\div.db_info
........\......\..\div.eco.cdb
........\......\..\div.fit.qmsg
........\......\..\div.hier_info
........\......\..\div.hif
........\......\..\div.map.cdb
........\......\..\div.map.hdb
........\......\..\div.map.logdb
........\......\..\div.map.qmsg
........\......\..\div.pre_map.cdb
........\......\..\div.pre_map.hdb
........\......\..\div.psp
........\......\..\div.rtlv.hdb
........\......\..\div.rtlv_sg.cdb
........\......\..\div.rtlv_sg_swap.cdb
........\......\..\div.sgdiff.cdb
........\......\..\div.sgdiff.hdb
........\......\..\div.signalprobe.cdb
........\......\..\div.sld_design_entry.sci
........\......\..\div.sld_design_entry_dsc.sci
........\......\..\div.syn_hier_info
........\......\..\div.tan.qmsg
........\......\..\div_cmp.qrpt
........\简单状态机\.xhdl3.xref
........\..........\cmp_state.ini
........\..........\state_machine.asm.rpt
........\..........\state_machine.cdf
........\..........\state_machine.done
........\..........\state_machine.dpf
........\..........\state_machine.fit.eqn
........\..........\state_machine.fit.rpt
........\..........\state_machine.fit.smsg
........\..........\state_machine.fit.summary
........\..........\state_machine.flow.rpt
........\..........\state_machine.map.eqn
........\..........\state_machine.map.rpt
........\..........\state_machine.map.summary
........\..........\state_machine.pin
........\..........\state_machine.pof
........\..........\state_machine.qpf
........\..........\state_machine.qsf
........\..........\state_machine.qws
........\..........\state_machine.tan.rpt
........\..........\state_machine.tan.summary
........\..........\state_machine.v
........\..........\state_machine.v.bak
........\..........\state_machine_assignment_defaults.qdf
........\..........\db\add_sub_5ph.tdf
........\..........\..\state_machine.asm.qmsg
........\..........\..\state_machine.asm_labs.ddb
........\..........\..\state_machine.cbx.xml
........\..........\..\state_machine.cmp.cdb
........\..........\..\state_machine.cmp.hdb
........\..........\..\state_machine.cmp.kpt
........\..........\..\state_machine.cmp.logdb
........\..........\..\state_machine.cmp.rdb
........\..........\..\state_machine.cmp.tdb
........\..........\..\state_machine.cmp0.ddb
........\..........\..\state_machine.dbp
........\..........\..\state_machine.db_info
........\..........\..\state_machine.eco.cdb
........\..........\..\state_machine.fit.qmsg
........\..........\..\state_machine.hier_info
........\..........\..\state_machine.hif
........\..........\..\state_machine.map.cdb
    

CodeBus www.codebus.net