RS_DesignNote Reed-solomon decoder, encoder design - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: RS_DesignNote

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
883kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
snanda

Description: Reed-solomon decoder, encoder design note

Downloaders recently: [More information of uploader snanda]

To Search: solomon reed solomon decoder and encoder reed reed solomon vhdl

[FFT_CORE] - FFT algorithm VHDL in the operation and
[xfft16_beh_vhdl.ZIP] - FPGA Design and Implementation of FFT of
[RS_decoder] - Reed solomon decoder based on table-look
[rs_dec_enc_latest.tar] - Reed-Solomon (255,251). in VHDL.
[rsencoder_latest.tar] - reed solomon encoder in verilog

File list (Check if you may need any files):

RS_DesignNote.doc

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.