Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Altera_IP_verilog Download
 Description: Altera IP generation and implementation. Customize a 8B10B encoder, using verilog language, a simulation model, and verify.
 Downloaders recently: [More information of uploader Gorce]
 To Search: ip altera ip ip vhdl vhdl
  • [genpls] - Combination of genetic algorithm in the
  • [AteralIP] - Altera IP core of the integrity of the 8
  • [myfir] - The use of fir filter ip-core design of
  • [dd] - CO, CO2, SO2, NOx, HC infrared gas absor
  • [8b10b] - 8b/10b trans
  • [FT2232H_USB_Core] - The FT2232H is a USB2.0 Hi-Speed USB Dev
  • [encode_8bl0b] - 8b10b the verilog coding process has bee
File list (Check if you may need any files):
Example-b4-2\Project\Simulation\220model.v
............\.......\..........\altera_mf.v
............\.......\..........\sgate.v
............\.......\..........\sim.do
............\.......\..........\wave.do
............\Solution\ENC.bsf
............\........\ENC.v
............\........\ENC_aot1151_enc8b10b.v
............\........\IP_ENC\ENC.bsf
............\........\......\ENC.cmp
............\........\......\ENC.html
............\........\......\ENC.inc
............\........\......\ENC.v
............\........\......\ENC.vo
............\........\......\ENC_aot1151_enc8b10b.ocp
............\........\......\ENC_aot1151_enc8b10b.tcl
............\........\......\ENC_aot1151_enc8b10b.v
............\........\......\ENC_bb.v
............\........\......\ENC_inst.v
............\........\......\ENC_run_modelsim_verilog
............\........\......\ENC_run_modelsim_vhdl
............\........\......\ENC_simfiles.vnc
............\........\......\ENC_tb.v
............\........\Simulation\220model.v
............\........\..........\altera_mf.v
............\........\..........\ENC.vo
............\........\..........\ENC_tb.v
............\........\..........\sgate.v
............\........\..........\sim.do
............\........\..........\wave.do
............\........\TOPIP.bdf
............\........\TOPIP.qpf
............\........\TOPIP.qsf
............\示例说明.doc
............\Solution\IP_ENC\hw\build\b0iwe
............\........\......\..\build
............\........\......\iptb_ed8b10b_temp41893\simgen
............\........\......\hw
............\........\......\iptb_ed8b10b_temp41893
............\Project\IP_ENC
............\.......\Simulation
............\Solution\IP_ENC
............\........\Simulation
............\Project
............\Solution
Example-b4-2
    

CodeBus www.codebus.net