Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: communications_2 Download
 Description: Vhdl code with the simulation program described in the communication system. Including the source (20 m sequence), crc code (using the serial algorithm), noise (with 22 m sequence generated sparse 1, then the encoded data and XOR), crc decoding, serial output data.
 Downloaders recently: [More information of uploader 271898908]
 To Search:
File list (Check if you may need any files):
add_noise.vhd
communications_top.vhd
crc_cording.vhd
m_sequence.vhd
receive_data.vhd
send_data.vhd
Waveform Editor communications_top.awf
Waveform Editor m_sequence.awf
Waveform Editor send_data.awf
    

CodeBus www.codebus.net