Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CoreSPI Download
 Description: Fpga design of digital electronic design spi interface ip_core, fpga design can be directly used to support actel the fpga chip, support master-slave mode, fifo size options.
 Downloaders recently: [More information of uploader zhangyujun10]
  • [config_dac] - Verilog realize spi interface FPGA to ac
  • [FIFO] - FIFO control in the FPGA
File list (Check if you may need any files):
CoreSPI_HB.pdf
    

CodeBus www.codebus.net