Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Digitalclock_vhdl Download
 Description: Digital clock written in VHDL code, the environment quartusII
 Downloaders recently: [More information of uploader malikun89]
 To Search:
File list (Check if you may need any files):
数字时钟\clock\clock.asm.rpt
........\.....\clock.done
........\.....\clock.fit.eqn
........\.....\clock.fit.rpt
........\.....\clock.fit.summary
........\.....\clock.flow.rpt
........\.....\clock.map.eqn
........\.....\clock.map.rpt
........\.....\clock.map.summary
........\.....\clock.pin
........\.....\clock.pof
........\.....\clock.qpf
........\.....\clock.qsf
........\.....\clock.qws
........\.....\clock.tan.rpt
........\.....\clock.tan.summary
........\.....\clock.vhd
........\.....\cmp_state.ini
........\.....\db\clock.asm.qmsg
........\.....\..\clock.cbx.xml
........\.....\..\clock.cmp.cdb
........\.....\..\clock.cmp.hdb
........\.....\..\clock.cmp.rdb
........\.....\..\clock.cmp.tdb
........\.....\..\clock.cmp0.ddb
........\.....\..\clock.db_info
........\.....\..\clock.eco.cdb
........\.....\..\clock.fit.qmsg
........\.....\..\clock.hier_info
........\.....\..\clock.hif
........\.....\..\clock.map.cdb
........\.....\..\clock.map.hdb
........\.....\..\clock.map.qmsg
........\.....\..\clock.pre_map.cdb
........\.....\..\clock.pre_map.hdb
........\.....\..\clock.psp
........\.....\..\clock.rtlv.hdb
........\.....\..\clock.rtlv_sg.cdb
........\.....\..\clock.rtlv_sg_swap.cdb
........\.....\..\clock.sgdiff.cdb
........\.....\..\clock.sgdiff.hdb
........\.....\..\clock.sld_design_entry.sci
........\.....\..\clock.sld_design_entry_dsc.sci
........\.....\..\clock.syn_hier_info
........\.....\..\clock.tan.qmsg
........\clock.asm.rpt
........\clock.bdf
........\clock.cdf
........\clock.done
........\clock.fit.eqn
........\clock.fit.rpt
........\clock.fit.summary
........\clock.flow.rpt
........\clock.map.eqn
........\clock.map.rpt
........\clock.map.summary
........\clock.pin
........\clock.pof
........\clock.qpf
........\clock.qsf
........\clock.qws
........\clock.tan.rpt
........\clock.tan.summary
........\clock_assignment_defaults.qdf
........\cmp_state.ini
........\db\add_sub_0eh.tdf
........\..\add_sub_9ph.tdf
........\..\add_sub_aph.tdf
........\..\add_sub_bph.tdf
........\..\add_sub_vdh.tdf
........\..\clock.asm.qmsg
........\..\clock.cbx.xml
........\..\clock.cmp.cdb
........\..\clock.cmp.hdb
........\..\clock.cmp.rdb
........\..\clock.cmp.tdb
........\..\clock.cmp0.ddb
........\..\clock.db_info
........\..\clock.eco.cdb
........\..\clock.fit.qmsg
........\..\clock.frm.hdb
........\..\clock.hier_info
........\..\clock.hif
........\..\clock.map.cdb
........\..\clock.map.hdb
........\..\clock.map.qmsg
........\..\clock.pre_map.cdb
........\..\clock.pre_map.hdb
........\..\clock.psp
........\..\clock.rpp.qmsg
........\..\clock.rtlv.hdb
........\..\clock.rtlv_sg.cdb
........\..\clock.rtlv_sg_swap.cdb
........\..\clock.sgate.rvd
........\..\clock.sgdiff.cdb
........\..\clock.sgdiff.hdb
........\..\clock.sld_design_entry.sci
........\..\clock.sld_design_entry_dsc.sci
........\..\clock.swb.qmsg
........\..\clock.syn_hier_info
    

CodeBus www.codebus.net