Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ds1621_latest.tar Download
 Description: DS1621 verilog model with testing tasks. Testing elements assume the existence of the low level write/read (need to be written by the user) and include the macro tasks based on that write/read tasks. A test with macros is included. Only the Slope and the Counter registers are not supported.
 Downloaders recently: [More information of uploader ningchang2009]
 To Search:
File list (Check if you may need any files):
35880059ds1621_latest.tar
    

CodeBus www.codebus.net