Description: verilog code uart transceiver to achieve self-transceiver function sys clk = 25m, baud 9600 1 stop bit, no parity code from the transceiver features a serial port, and the contents received from the PC will send the PC, another Potter rate, self-modifying code can, in the alter of the FPGA, debugging through
To Search:
File list (Check if you may need any files):
uart_recv.v
uart_send.v
sim_uart_top.v
uart_clk.v
Download