Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: state_machine Download
 Description: Moore state machine program, ultra classic, written with VHDL, beginners can refer to
 Downloaders recently: [More information of uploader yongpeng1234]
 To Search:
File list (Check if you may need any files): 
测试向量（Test Bench）和波形产生：VHDL实例---经典双进程状态机（含test beach）.txt

CodeBus www.codebus.net