Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Quartus Download
 Description: Filter+ Quartus program is related to computing power detection++ TDD time slot switch, from the filtered output signal over a random sampling of them all the way to specify the output signal output used for power detection and calculations, the relevant comparison calculation completely serial computation ways to get the maximum value, then calculate the position of this maximum, the downlink time slot switching point.
 Downloaders recently: [More information of uploader 348466951]
 To Search:
File list (Check if you may need any files):
Quartus\filter amp\correlation.v
.......\..........\corr_all_add.v
.......\..........\corr_hub_add.v
.......\..........\corr_part_add.v
.......\..........\corr_ram2.v
.......\..........\corr_ram_hu64.v
.......\..........\dyna_famp.v
.......\..........\eclock.v
.......\..........\fclock.v
.......\..........\filter.v
.......\..........\getdata.v
.......\..........\initial_prdu.v
.......\..........\mf9_add.v
.......\..........\mfadd2.v
.......\..........\mf_accu.v
.......\..........\mf_accu_add.v
.......\..........\mf_adder.v
.......\..........\mf_add_hub.v
.......\..........\multy_mf.v
.......\..........\multy_para.v
.......\..........\peakavg_ratio_verify.v
.......\..........\phaseshift.v
.......\..........\power_ratio_detecte.v
.......\..........\PRDU.v
.......\..........\prdu_ram.v
.......\..........\ram2.v
.......\..........\ram_hub.v
.......\..........\ram_hub72.v
.......\..........\signed_add.v
.......\..........\signed_sub.v
.......\filter amp
Quartus
    

CodeBus www.codebus.net