Description: ddr sdram controller, lattice components of the reference design, very detailed
File list (Check if you may need any files):
DDR RAM控制器的VHDL源码\使用说明请参看右侧注释====〉〉.txt
.......................\rd1020_DDR SDRAM Controller\DDR SDRAM Controller.htm
.......................\...........................\rd1020.pdf
.......................\...........................\DDR SDRAM Controller.files\arrow.gif
.......................\...........................\..........................\arrow1.gif
.......................\...........................\..........................\ddr_controller.gif
.......................\...........................\..........................\diskette.gif
.......................\...........................\..........................\external.css
.......................\...........................\..........................\footer.gif
.......................\...........................\..........................\go.gif
.......................\...........................\..........................\header.gif
.......................\...........................\..........................\make_agent_emb.jpg
.......................\...........................\..........................\pdfmid.gif
.......................\...........................\..........................\ref_design_logo.gif
.......................\...........................\..........................\spacer.gif
.......................\...........................\..........................\Thumbs.db
.......................\...........................\source\ddr_ctrl.v
.......................\...........................\......\ddr_data.v
.......................\...........................\......\ddr_par.v
.......................\...........................\......\ddr_pll_orca.v
.......................\...........................\......\ddr_pll_orca_sp.v
.......................\...........................\......\ddr_sig.v
.......................\...........................\......\ddr_top.v
.......................\...........................\......\transcript
.......................\...........................\testbench\ddr_tb.v
.......................\...........................\.........\stimulus.v
.......................\...........................\DDR SDRAM Controller.files
.......................\...........................\source
.......................\...........................\testbench
.......................\rd1020_DDR SDRAM Controller
DDR RAM控制器的VHDL源码
Download