Description: Using FPGA to achieve large-scale design, may need to run the FPGA with multiple clocks to multiple data paths, multiple clock FPGA design that must be especially careful to note the maximum clock rate, jitter, maximum number of clocks, asynchronous clock design and clock/data relationship. The design of the most important step is to determine how many different clocks to use, and how to layout, this paper will further elaborate the design strategy.
To Search:
File list (Check if you may need any files):
FPGAlarge-scaledesign.pdf
Download