Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CostasLoop Download
 Description: costas loop in vhdl ...
 To Search: costas vhdl Costas
  • [FIFO-DC] - FIFO procedures have been in the Verilog
  • [costas] - The program Matlab R2008 implements the
File list (Check if you may need any files):
CostasLoop\costas_loop.vhd
..........\costas_loop.vhd.bak
..........\costas_loop_notes.doc
..........\hang_up_dect.vhd
..........\hang_up_dect.vhd.bak
..........\intdump.vhd
..........\intdump.vhd.bak
..........\LevelSet.vhd
..........\LevelSet.vhd.bak
..........\loopfilter.vhd
..........\loopfilter.vhd.bak
..........\nco33.vhd
..........\shregmult.vhd
..........\tb_costas_loop.vhd
..........\tb_costas_loop.vhd.bak
..........\tb_hang_up_dect.vhd
..........\tb_hang_up_dect.vhd.bak
..........\tb_LevelSet.vhd
..........\tb_LevelSet.vhd.bak
..........\TimingLogic.vhd
..........\TimingLogic.vhd.bak
..........\trans_det.vhd
..........\trans_det.vhd.bak
..........\update_lgc.vhd
..........\update_lgc.vhd.bak
..........\wave.do
..........\wave_hang_up.do
    

CodeBus www.codebus.net