Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: POC-Project Download
 Description: Between the system bus and an excuse for the printer: parallel output controller POC design. Involved in POC and CPU, POC and the printer handshake between the operations.
 Downloaders recently: [More information of uploader 980793992]
 To Search:
File list (Check if you may need any files):
POC Project\cpu.vhd
...........\cpu.vhd.bak
...........\poc.asm.rpt
...........\poc.bsf
...........\poc.done
...........\poc.fit.rpt
...........\poc.fit.smsg
...........\poc.fit.summary
...........\poc.flow.rpt
...........\poc.map.rpt
...........\poc.map.summary
...........\poc.pin
...........\poc.qpf
...........\poc.qsf
...........\poc.qws
...........\poc.sim.rpt
...........\poc.tan.rpt
...........\poc.tan.summary
...........\poc.vhd
...........\poc.vhd.bak
...........\poc.vwf
...........\printer.bsf
...........\printer.vhd
...........\printer.vhd.bak
...........\printer.vwf
...........\serv_req_info.txt
...........\top.bdf
...........\top.vwf
...........\db\poc.asm.qmsg
...........\..\poc.cbx.xml
...........\..\poc.cmp.bpm
...........\..\poc.cmp.cdb
...........\..\poc.cmp.ecobp
...........\..\poc.cmp.hdb
...........\..\poc.cmp.logdb
...........\..\poc.cmp.rdb
...........\..\poc.cmp.tdb
...........\..\poc.cmp0.ddb
...........\..\poc.cmp_bb.cdb
...........\..\poc.cmp_bb.hdb
...........\..\poc.cmp_bb.logdb
...........\..\poc.cmp_bb.rcf
...........\..\poc.dbp
...........\..\poc.db_info
...........\..\poc.eco.cdb
...........\..\poc.eds_overflow
...........\..\poc.fit.qmsg
...........\..\poc.fnsim.cdb
...........\..\poc.fnsim.hdb
...........\..\poc.fnsim.qmsg
...........\..\poc.hier_info
...........\..\poc.hif
...........\..\poc.map.bpm
...........\..\poc.map.cdb
...........\..\poc.map.ecobp
...........\..\poc.map.hdb
...........\..\poc.map.logdb
...........\..\poc.map.qmsg
...........\..\poc.map_bb.cdb
...........\..\poc.map_bb.hdb
...........\..\poc.map_bb.logdb
...........\..\poc.pre_map.cdb
...........\..\poc.pre_map.hdb
...........\..\poc.psp
...........\..\poc.pss
...........\..\poc.rtlv.hdb
...........\..\poc.rtlv_sg.cdb
...........\..\poc.rtlv_sg_swap.cdb
...........\..\poc.sgdiff.cdb
...........\..\poc.sgdiff.hdb
...........\..\poc.signalprobe.cdb
...........\..\poc.sim.cvwf
...........\..\poc.sim.hdb
...........\..\poc.sim.qmsg
...........\..\poc.sim.rdb
...........\..\poc.simfam
...........\..\poc.sld_design_entry.sci
...........\..\poc.sld_design_entry_dsc.sci
...........\..\poc.syn_hier_info
...........\..\poc.tan.qmsg
...........\..\poc.tis_db_list.ddb
...........\..\prev_cmp_poc.asm.qmsg
...........\..\prev_cmp_poc.fit.qmsg
...........\..\prev_cmp_poc.map.qmsg
...........\..\prev_cmp_poc.qmsg
...........\..\prev_cmp_poc.sim.qmsg
...........\..\prev_cmp_poc.tan.qmsg
...........\..\wed.wsf
...........\db
POC Project
    

CodeBus www.codebus.net