Description: Clock generator to generate different clock signals clock, clk2, fetch and alu_clk, generated clock signal sent to register with the state controller clk, the clock signal clk2 sent to the data controller and the state controller, the signal sent to fetch the data controller and address of the multiplexer, the signal sent to the arithmetic logic unit alu_clk.
To Search:
- [clk] - Clock Generator clkgen use of external c
- [sheji2] - The hardware design of a stopwatch is us
- [clock] - Clock generator, using the system clock
File list (Check if you may need any files):
VHDL.doc
Download