Description: CLK: standard clock signal, in this case, the frequency for 4Hz
Clk_1k: produce make businessis about to strike the sound of the clock signal, in this example, the frequency for 1024Hz
Can only read prior stored data of solid semiconductor memory. English abbreviation ROM. ROM stored data, general is loaded into the machine before written, working in advance process can only read, but does not like random access memory that can quickly and easily be rewritten. ROM stored data stability, after powrefailure stored data also has not changed Its structure is simple, read more convenient, thus often used to store all kinds of fixed programs and data. Besides the minority varieties read-only memory (such as character generator) ok and general outside, different customer need read-only memory contents are different.
- [RAM] - verilog HDL Language RAM Memory
- [LIP2261CORE_rom] - Verilog ROM Source code
- [Rom] - ROM of the VERILOG achieve very good ~ ~
- [ROM] - Verilog sine lookup table, I believe we
File list (Check if you may need any files):
mult4x4.v
Download