Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Chapter4-Sample Download
 Description: I2C-bus and RS-232 serial port has become a major embedded systems for data exchange interfaces, embedded systems and can achieve data transfer between peripheral devices [2]. However, there need some I2C bus E2PRO to write data because the data for technical reasons, if no other way, it will not achieve the required transmission rate Similarly, for the RS-232 serial port, if the sending and receiving treatment program improper
 Downloaders recently: [More information of uploader 404870511]
 To Search:
  • [cpld1] - CPLD and DSP control network through the
File list (Check if you may need any files):
Chapter4 Sample\使用说明.txt
...............\I2C\I2C.dhp
...............\...\I2C.npl
...............\...\__projnav.log
...............\...\automake.log
...............\...\coregen.log
...............\...\coregen.prj
...............\...\i2c_master_bit_ctrl.cmd_log
...............\...\i2c_master_bit_ctrl.lso
...............\...\i2c_master_bit_ctrl.ngc
...............\...\i2c_master_bit_ctrl.ngr
...............\...\i2c_master_bit_ctrl.prj
...............\...\i2c_master_bit_ctrl.stx
...............\...\i2c_master_bit_ctrl.syr
...............\...\i2c_master_bit_ctrl.v
...............\...\i2c_master_bit_ctrl.v.bak
...............\...\i2c_master_bit_ctrl_vhdl.prj
...............\...\i2c_master_byte_ctrl.cmd_log
...............\...\i2c_master_byte_ctrl.lso
...............\...\i2c_master_byte_ctrl.ngc
...............\...\i2c_master_byte_ctrl.ngr
...............\...\i2c_master_byte_ctrl.prj
...............\...\i2c_master_byte_ctrl.stx
...............\...\i2c_master_byte_ctrl.syr
...............\...\i2c_master_byte_ctrl.v
...............\...\i2c_master_byte_ctrl.v.bak
...............\...\i2c_master_byte_ctrl_vhdl.prj
...............\...\i2c_master_defines.v
...............\...\i2c_master_defines.v.bak
...............\...\i2c_master_top.cmd_log
...............\...\i2c_master_top.lso
...............\...\i2c_master_top.ngc
...............\...\i2c_master_top.ngr
...............\...\i2c_master_top.prj
...............\...\i2c_master_top.stx
...............\...\i2c_master_top.syr
...............\...\i2c_master_top.v
...............\...\i2c_master_top.v.bak
...............\...\i2c_master_top_vhdl.prj
...............\...\i2c_slave_model.fdo
...............\...\i2c_slave_model.ndo
...............\...\i2c_slave_model.udo
...............\...\i2c_slave_model.v
...............\...\i2c_slave_model.v.bak
...............\...\prjname.lso
...............\...\timescale.v
...............\...\transcript
...............\...\tst_bench_top.v
...............\...\wb_master_model.v
...............\...\wb_master_model.v.bak
...............\...\xst\work\hdllib.ref
...............\...\...\....\vlg67\i2c_master_top.bin
...............\...\...\....\...5C\i2c_master_byte_ctrl.bin
...............\...\...\....\...07\i2c_master_bit_ctrl.bin
...............\...\work\_info
...............\...\....\i2c_slave_model\_primary.dat
...............\...\....\...............\_primary.vhd
...............\...\....\...............\verilog.asm
...............\...\....\glbl\_primary.dat
...............\...\....\....\_primary.vhd
...............\...\....\....\verilog.asm
...............\...\__projnav\I2C.gfl
...............\...\.........\I2C_flowplus.gfl
...............\...\.........\coregen.rsp
...............\...\.........\i2c_master_bit_ctrl.xst
...............\...\.........\i2c_master_byte_ctrl.xst
...............\...\.........\i2c_master_top.xst
...............\...\.........\runXst_tcl.rsp
...............\...\.........\xst_sprjTOstx_tcl.rsp
...............\...\xst\work\vlg67
...............\...\...\....\vlg5C
...............\...\...\....\vlg07
...............\...\...\work
...............\...\work\i2c_slave_model
...............\...\....\glbl
...............\...\xst
...............\...\work
...............\...\__projnav
...............\I2C
Chapter4 Sample
    

CodeBus www.codebus.net