Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Clock_2M Download
 Description: Use a new method to achieve frequency 2.045MHz clock signal. The decimal point by 77.76MHz frequency to achieve 2.048MHz, E1 signal solutions for the frame to provide a stable frequency.
 Downloaders recently: [More information of uploader g_zhengyu]
 To Search:
File list (Check if you may need any files):
Clock_2M\Clock_2M.vhd
Clock_2M
    

CodeBus www.codebus.net