Description: Introduction
In 2004 Octavian Florescu created the UW ASIC group. At that time, the
analog subgroup of the UW ASIC group was involved in the design of a PLL.
The topology of that PLL, which is now referred to as Phase Locked Loop
Version 1, is documented herein.
To Search:
File list (Check if you may need any files):
38504873-pll.pdf
Download