Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter_interleaver Download
 Description: It is verilog based implementation of interleaver and counter for 0,15,3,7,8,4,2,14
 Downloaders recently: [More information of uploader urvish_kp]
 To Search:
File list (Check if you may need any files): 
counter_tff.v
matrix.v
counter_dff.v

CodeBus www.codebus.net