Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiaotongdeng Download
  • Category:
  • Other systems
  • Tags:
  • File Size:
  • 2kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • iouking
 Description: A direction for the main road, B direction of branch roads. Divided red (R), yellow (Y), green (G) and left (L) four lamps. 1 for light, 0 lights off. Four lights lit in the order: light green → yellow → turn left → red → yellow, A direction four times for 55 seconds (red), 40 seconds (green), 5 (yellow) and 15 seconds (left Abduction Lamp) seconds B direction four times 65 seconds (red), 30 seconds (green), 5 seconds (yellow) and 15 (left light) seconds. Time to change the number as long as you can predict the change counter.
 Downloaders recently: [More information of uploader iouking]
 To Search:
File list (Check if you may need any files):
交通灯\display_led.vhd
......\jtd.vhd
交通灯
    

CodeBus www.codebus.net