Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: traffic Download
 Description: Written in Verilog control of traffic lights, including the main roads and branch roads according to traffic on the bus to change the length of time traffic lights
 Downloaders recently: [More information of uploader hel889]
 To Search:
File list (Check if you may need any files):
traffic\traffic_xdb\tmp\ise\__OBJSTORE__\PnAutoRun\Scripts\RunOnce_tcl
.......\...........\...\...\............\.........\.......\RunOnce_tcl_StrTbl
.......\...........\...\...\............\.rojectNavigatorGui\GuiProjectData
.......\...........\...\...\............\...................\GuiProjectData_StrTbl
.......\...........\...\...\............\ISimPlugin\SignalOrdering1\traffic_tbw_isim_beh.exe
.......\...........\...\...\............\..........\...............\traffic_tbw_isim_beh.exe_StrTbl
.......\...........\...\...\............\xreport\Gc_RvReportViewer-Module-DataFactory-Default
.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-Data-traffic
.......\...........\...\...\............\.......\Gc_RvReportViewer-Module-Data-traffic_StrTbl
.......\...........\...\...\............\.......\Gc_RvReportViewer-Current-Module
.......\...........\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
.......\...........\...\...\............\ProjectNavigator\dpm_project_main\dpm_project_main
.......\...........\...\...\............\................\................\dpm_project_main_StrTbl
.......\...........\...\...\............\................\................\NameMap
.......\...........\...\...\............\................\................\NameMap_StrTbl
.......\...........\...\...\............\................\__stored_objects__
.......\...........\...\...\............\................\__stored_objects___StrTbl
.......\...........\...\...\............\................\__stored_object_table__
.......\...........\...\...\............\HierarchicalDesign\HDProject\HDProject
.......\...........\...\...\............\..................\.........\HDProject_StrTbl
.......\...........\...\...\............\..................\__stored_object_table__
.......\...........\...\...\..REGISTRY__\Autonym\regkeys
.......\...........\...\...\............\common\regkeys
.......\...........\...\...\............\_ProjRepoInternal_\regkeys
.......\...........\...\...\............\ProjectNavigator\regkeys
.......\...........\...\...\............\XSLTProcess\regkeys
.......\...........\...\...\............\bitgen\regkeys
.......\...........\...\...\............\cpldfit\regkeys
.......\...........\...\...\............\dumpngdio\regkeys
.......\...........\...\...\............\fuse\regkeys
.......\...........\...\...\............\hprep6\regkeys
.......\...........\...\...\............\map\regkeys
.......\...........\...\...\............\netgen\regkeys
.......\...........\...\...\............\.gc2edif\regkeys
.......\...........\...\...\............\...build\regkeys
.......\...........\...\...\............\..dbuild\regkeys
.......\...........\...\...\............\par\regkeys
.......\...........\...\...\............\runner\regkeys
.......\...........\...\...\............\taengine\regkeys
.......\...........\...\...\............\.sim\regkeys
.......\...........\...\...\............\.rce\regkeys
.......\...........\...\...\............\vhpcomp\regkeys
.......\...........\...\...\............\.logcomp\regkeys
.......\...........\...\...\............\idem\regkeys
.......\...........\...\...\............\xst\regkeys
.......\...........\...\...\............\.pwr\regkeys
.......\...........\...\...\............\HierarchicalDesign\HDProject\regkeys
.......\...........\...\...\............\ProjectNavigatorGui\regkeys
.......\...........\...\...\............\SrcCtrl\regkeys
.......\...........\...\...\............\ISimPlugin\regkeys
.......\...........\...\...\............\xreport\regkeys
.......\...........\...\...\version
.......\...........\...\ise.lock
.......\traffic.v
.......\traffic_tbw_bencher.prj
.......\traffic_tbw.xwv_bak
.......\traffic_tbw.tbw
.......\traffic_tbw_beh.prj
.......\xilinxsim.ini
.......\fuse.log
.......\isim\work\traffic.sdb
.......\....\....\traffic_tbw.sdb
.......\....\....\glbl.sdb
.......\....\_tmp\work\m_00000000000866782574_2073120511.c
.......\....\....\....\m_00000000000866782574_2073120511.

CodeBus www.codebus.net