Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
  • Category:
  • Project Design
  • Tags:
  • File Size:
  • 1.79mb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • pj_for
 Description: This article describes the FPGA-based digital frequency meter design method using hardware description language Verilog, ISE on the complete software development platform, can be compared with high-speed clock frequency (48MHz) to work properly. The digital frequency meter using frequency measurement method, can accurately measure the frequency of the signal between 10Hz to 100MHz.
 Downloaders recently: [More information of uploader pj_for]
 To Search:
File list (Check if you may need any files):
数字频率计.docx
    

CodeBus www.codebus.net