Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: FPGA-based implementation of the DDS signal source design, two outputs simultaneously, the output waveforms including sine, triangle, square and sawtooth waves, and its frequency and phase can be adjusted, but also to calculate the phase difference between two output signals.
 Downloaders recently: [More information of uploader huangyanzi08]
 To Search:
File list (Check if you may need any files):
DDS\clk_div\clk_div.asm.rpt
...\.......\clk_div.done
...\.......\clk_div.fit.rpt
...\.......\clk_div.fit.smsg
...\.......\clk_div.fit.summary
...\.......\clk_div.flow.rpt
...\.......\clk_div.map.rpt
...\.......\clk_div.map.summary
...\.......\clk_div.pin
...\.......\clk_div.pof
...\.......\clk_div.qpf
...\.......\clk_div.qsf
...\.......\clk_div.qws
...\.......\clk_div.sim.rpt
...\.......\clk_div.tan.rpt
...\.......\clk_div.tan.summary
...\.......\clk_div.vhd
...\.......\clk_div.vhd.bak
...\.......\clk_div.vwf
...\.......\db\add_sub_0nh.tdf
...\.......\..\clk_div.db_info
...\.......\..\clk_div.eco.cdb
...\.......\..\clk_div.sim.cvwf
...\.......\..\clk_div.sld_design_entry.sci
...\.......\..\prev_cmp_clk_div.asm.qmsg
...\.......\..\prev_cmp_clk_div.fit.qmsg
...\.......\..\prev_cmp_clk_div.map.qmsg
...\.......\..\prev_cmp_clk_div.qmsg
...\.......\..\prev_cmp_clk_div.sim.qmsg
...\.......\..\prev_cmp_clk_div.tan.qmsg
...\.......\..\wed.wsf
...\.......\incremental_db\compiled_partitions\clk_div.root_partition.map.kpt
...\.......\..............\README
...\DDS\db\altsyncram_0s92.tdf
...\...\..\altsyncram_3t92.tdf
...\...\..\altsyncram_71a1.tdf
...\...\..\altsyncram_ika1.tdf
...\...\..\altsyncram_jha1.tdf
...\...\..\altsyncram_kb92.tdf
...\...\..\altsyncram_mia1.tdf
...\...\..\altsyncram_vu92.tdf
...\...\..\DDS.asm.qmsg
...\...\..\DDS.asm_labs.ddb
...\...\..\DDS.cbx.xml
...\...\..\DDS.cmp.bpm
...\...\..\DDS.cmp.cdb
...\...\..\DDS.cmp.ecobp
...\...\..\DDS.cmp.hdb
...\...\..\DDS.cmp.logdb
...\...\..\DDS.cmp.rdb
...\...\..\DDS.cmp.tdb
...\...\..\DDS.cmp0.ddb
...\...\..\DDS.cmp2.ddb
...\...\..\DDS.cmp_bb.cdb
...\...\..\DDS.cmp_bb.hdb
...\...\..\DDS.cmp_bb.logdb
...\...\..\DDS.cmp_bb.rcf
...\...\..\DDS.dbp
...\...\..\DDS.db_info
...\...\..\DDS.eco.cdb
...\...\..\DDS.fit.qmsg
...\...\..\DDS.hier_info
...\...\..\DDS.hif
...\...\..\DDS.map.bpm
...\...\..\DDS.map.cdb
...\...\..\DDS.map.ecobp
...\...\..\DDS.map.hdb
...\...\..\DDS.map.logdb
...\...\..\DDS.map.qmsg
...\...\..\DDS.map_bb.cdb
...\...\..\DDS.map_bb.hdb
...\...\..\DDS.map_bb.logdb
...\...\..\DDS.merge_hb.atm
...\...\..\DDS.pre_map.cdb
...\...\..\DDS.pre_map.hdb
...\...\..\DDS.psp
...\...\..\DDS.pss
...\...\..\DDS.rpp.qmsg
...\...\..\DDS.rtlv.hdb
...\...\..\DDS.rtlv_sg.cdb
...\...\..\DDS.rtlv_sg_swap.cdb
...\...\..\DDS.sgate.rvd
...\...\..\DDS.sgate_sm.rvd
...\...\..\DDS.sgdiff.cdb
...\...\..\DDS.sgdiff.hdb
...\...\..\DDS.signalprobe.cdb
...\...\..\DDS.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.atm
...\...\..\DDS.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
...\...\..\DDS.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
...\...\..\DDS.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
...\...\..\DDS.sld_design_entry.sci
...\...\..\DDS.sld_design_entry_dsc.sci
...\...\..\DDS.syn_hier_info
...\...\..\DDS.tan.qmsg
...\...\..\DDS.tis_db_list.ddb
...\...\..\decode_aoi.tdf
...\...\..\prev_cmp_DDS.asm.qmsg
...\...\..\prev_cmp_DDS.fit.qmsg
...\...\..\prev_cmp_DDS.map.qmsg
...\...\..\prev_cmp_DDS.qmsg
    

CodeBus www.codebus.net