Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: phase_test Download
 Description: The phase detector based on verilog design, PLL phase detector is part of function is to test whether the two clock synchronization
 Downloaders recently: [More information of uploader 599212389]
 To Search:
File list (Check if you may need any files): 
phase_test.v

CodeBus www.codebus.net