Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RTC_test Download
 Description: DS1302 real time clock code, the good performance of board-level debugging
 Downloaders recently: [More information of uploader 784496547]
 To Search:
File list (Check if you may need any files):
RTC_test\.sopc_builder\install.ptf
........\altera_vhdl_support.vhd
........\bht_ram.mif
........\CPU.ocp
........\CPU.vhd
........\CPU_bht_ram.mif
........\CPU_dc_tag_ram.mif
........\CPU_ic_tag_ram.mif
........\CPU_jtag_debug_module.vhd
........\CPU_jtag_debug_module_wrapper.vhd
........\CPU_ociram_default_contents.mif
........\CPU_rf_ram_a.mif
........\CPU_rf_ram_b.mif
........\CPU_test_bench.vhd
........\db\altsyncram_1kq1.tdf
........\..\altsyncram_2d61.tdf
........\..\altsyncram_3vd1.tdf
........\..\altsyncram_4vd1.tdf
........\..\altsyncram_89e1.tdf
........\..\altsyncram_8qq1.tdf
........\..\altsyncram_ak41.tdf
........\..\altsyncram_bhc1.tdf
........\..\altsyncram_bp62.tdf
........\..\altsyncram_cf61.tdf
........\..\altsyncram_cro1.tdf
........\..\altsyncram_df61.tdf
........\..\altsyncram_hp61.tdf
........\..\altsyncram_nll1.tdf
........\..\altsyncram_o322.tdf
........\..\altsyncram_os12.tdf
........\..\altsyncram_psd1.tdf
........\..\altsyncram_qmb1.tdf
........\..\altsyncram_rmv1.tdf
........\..\altsyncram_stv1.tdf
........\..\a_dpfifo_83p.tdf
........\..\a_dpfifo_ml21.tdf
........\..\a_fefifo_7cf.tdf
........\..\cntr_9c7.tdf
........\..\cntr_rd8.tdf
........\..\cntr_tbb.tdf
........\..\decode_9ie.tdf
........\..\decode_ogi.tdf
........\..\dpram_75p.tdf
........\..\dpram_j921.tdf
........\..\ds1302.db_info
........\..\ds1302.eco.cdb
........\..\ds1302.sld_design_entry.sci
........\..\scfifo_1to.tdf
........\..\scfifo_ff21.tdf
........\dc_tag_ram.mif
........\ds1302.asm.rpt
........\ds1302.bdf
........\ds1302.cdf
........\ds1302.done
........\ds1302.fit.eqn
........\ds1302.fit.rpt
........\ds1302.fit.smsg
........\ds1302.fit.summary
........\ds1302.flow.rpt
........\ds1302.jdi
........\ds1302.map.eqn
........\ds1302.map.rpt
........\ds1302.map.summary
........\ds1302.merge.rpt
........\ds1302.pin
........\ds1302.pof
........\ds1302.qpf
........\ds1302.qsf
........\ds1302.qws
........\ds1302.sof
........\ds1302.tan.rpt
........\ds1302.tan.summary
........\ds1302_assignment_defaults.qdf
........\ic_tag_ram.mif
........\JTAG_UART.vhd
........\LCD_DATA.vhd
........\LCD_E.vhd
........\LCD_RS.vhd
........\LCD_RW.vhd
........\myCPU.bsf
........\myCPU.ptf
........\myCPU.v
........\myCPU.vhd
........\myCPU_generation_script
........\myCPU_log.txt
........\myCPU_setup_quartus.tcl
........\.......im\dummy_file
........\.........\JTAG_UART_input_mutex.dat
........\.........\JTAG_UART_input_stream.dat
........\.........\JTAG_UART_output_stream.dat
........\rf_ram_a.mif
........\rf_ram_b.mif
........\RTC_IO.vhd
........\RTC_RST.vhd
........\RTC_SCLK.vhd
........\S1_6.vhd
........\software\ep1c12_RTC\.cdtbuild
........\........\..........\.cdtproject
........\........\..........\.project
........\........\..........\application.stf
    

CodeBus www.codebus.net