Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Frequency-meter Download
 Description: With FPGA realizing digital frequency plan, a digital display function
 Downloaders recently: [More information of uploader 1015425640]
 To Search:
File list (Check if you may need any files):
pinlvji\count10.bsf
.......\DATA_SMG.bsf
.......\DATA_SMG.v
.......\DATA_SMG.v.bak
.......\db\add_sub_lkc.tdf
.......\..\add_sub_mkc.tdf
.......\..\alt_u_div_q5f.tdf
.......\..\logic_util_heursitic.dat
.......\..\lpm_divide_2gm.tdf
.......\..\mult_1ct.tdf
.......\..\mult_3ct.tdf
.......\..\mult_7ct.tdf
.......\..\mux_3nc.tdf
.......\..\prev_cmp_xiangwei.asm.qmsg
.......\..\prev_cmp_xiangwei.fit.qmsg
.......\..\prev_cmp_xiangwei.map.qmsg
.......\..\prev_cmp_xiangwei.qmsg
.......\..\prev_cmp_xiangwei.sim.qmsg
.......\..\prev_cmp_xiangwei.tan.qmsg
.......\..\sign_div_unsign_cnh.tdf
.......\..\wed.wsf
.......\..\xiangwei.analyze_file.qmsg
.......\..\xiangwei.asm.qmsg
.......\..\xiangwei.asm.rdb
.......\..\xiangwei.asm_labs.ddb
.......\..\xiangwei.cbx.xml
.......\..\xiangwei.cmp.bpm
.......\..\xiangwei.cmp.cdb
.......\..\xiangwei.cmp.ecobp
.......\..\xiangwei.cmp.hdb
.......\..\xiangwei.cmp.kpt
.......\..\xiangwei.cmp.logdb
.......\..\xiangwei.cmp.rdb
.......\..\xiangwei.cmp.tdb
.......\..\xiangwei.cmp0.ddb
.......\..\xiangwei.cmp2.ddb
.......\..\xiangwei.cmp_merge.kpt
.......\..\xiangwei.db_info
.......\..\xiangwei.eco.cdb
.......\..\xiangwei.eds_overflow
.......\..\xiangwei.fit.qmsg
.......\..\xiangwei.fnsim.hdb
.......\..\xiangwei.fnsim.qmsg
.......\..\xiangwei.hier_info
.......\..\xiangwei.hif
.......\..\xiangwei.lpc.html
.......\..\xiangwei.lpc.rdb
.......\..\xiangwei.lpc.txt
.......\..\xiangwei.map.bpm
.......\..\xiangwei.map.cdb
.......\..\xiangwei.map.ecobp
.......\..\xiangwei.map.hdb
.......\..\xiangwei.map.kpt
.......\..\xiangwei.map.logdb
.......\..\xiangwei.map.qmsg
.......\..\xiangwei.map_bb.cdb
.......\..\xiangwei.map_bb.hdb
.......\..\xiangwei.map_bb.logdb
.......\..\xiangwei.pre_map.cdb
.......\..\xiangwei.pre_map.hdb
.......\..\xiangwei.rtlv.hdb
.......\..\xiangwei.rtlv_sg.cdb
.......\..\xiangwei.rtlv_sg_swap.cdb
.......\..\xiangwei.sgdiff.cdb
.......\..\xiangwei.sgdiff.hdb
.......\..\xiangwei.sim.cvwf
.......\..\xiangwei.sim.hdb
.......\..\xiangwei.sim.qmsg
.......\..\xiangwei.sim.rdb
.......\..\xiangwei.simfam
.......\..\xiangwei.sld_design_entry.sci
.......\..\xiangwei.sld_design_entry_dsc.sci
.......\..\xiangwei.smart_action.txt
.......\..\xiangwei.syn_hier_info
.......\..\xiangwei.tan.qmsg
.......\..\xiangwei.tis_db_list.ddb
.......\dlatch24.bsf
.......\fenpin50M_1HZ.bsf
.......\fenpin50M_1HZ.v
.......\fre_t.bsf
.......\incremental_db\compiled_partitions\xiangwei.root_partition.cmp.cdb
.......\..............\...................\xiangwei.root_partition.cmp.dfp
.......\..............\...................\xiangwei.root_partition.cmp.hdb
.......\..............\...................\xiangwei.root_partition.cmp.kpt
.......\..............\...................\xiangwei.root_partition.cmp.logdb
.......\..............\...................\xiangwei.root_partition.cmp.rcfdb
.......\..............\...................\xiangwei.root_partition.cmp.re.rcfdb
.......\..............\...................\xiangwei.root_partition.map.cdb
.......\..............\...................\xiangwei.root_partition.map.dpi
.......\..............\...................\xiangwei.root_partition.map.hdb
.......\..............\...................\xiangwei.root_partition.map.kpt
.......\..............\README
.......\pinlvji.bsf
.......\pinlvji.vhd
.......\pinlvji.vhd.bak
.......\xiangwei.asm.rpt
.......\xiangwei.bdf
.......\xiangwei.cdf
.......\xiangwei.done
.......\xiangwei.dpf
    

CodeBus www.codebus.net