Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD_TEST Download
 Description: 1, this project is mainly to AD input voltage displayed on the digital chip tube. 2 test, from the JTAG port to AD_TEST.sof download to the FPGA, the right of the four digital displays voltage data (unit: mV). 3, power can be measured with a multimeter and AD chip 2 feet between the voltage and the digital display on the same tube. LED below the U14 is the AD chip, which is next to the RP6 adjustable resistors, variable resistors can be changed by adjusting the input voltage chip AD.
 Downloaders recently: [More information of uploader merlin19863]
 To Search:
File list (Check if you may need any files):
AD_TEST
.......\ADC_ADS7822.bsf
.......\ADC_ADS7822.v
.......\ADC_ADS7822.v.bak
.......\AD_TEST.asm.rpt
.......\AD_TEST.bdf
.......\AD_TEST.done
.......\AD_TEST.dpf
.......\AD_TEST.fit.rpt
.......\AD_TEST.fit.smsg
.......\AD_TEST.fit.summary
.......\AD_TEST.flow.rpt
.......\AD_TEST.map.rpt
.......\AD_TEST.map.smsg
.......\AD_TEST.map.summary
.......\AD_TEST.pin
.......\AD_TEST.pof
.......\AD_TEST.qpf
.......\AD_TEST.qsf
.......\AD_TEST.qws
.......\AD_TEST.sof
.......\AD_TEST.tan.rpt
.......\AD_TEST.tan.summary
.......\bin27seg.bsf
.......\bin27seg.v
.......\bin27seg.v.bak
.......\db
.......\..\AD_TEST.db_info
.......\..\AD_TEST.eco.cdb
.......\..\AD_TEST.sld_design_entry.sci
.......\mod.v.bak
.......\mode.v
.......\mode.v.bak
.......\Setup.tcl
.......\Setup.tcl.bak
    

CodeBus www.codebus.net