Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Integrator-comb_timing-state Download
 Description: Integrator-comb filter and timing the Verilog language to describe state machines, hardware description suitable for beginners
 Downloaders recently: [More information of uploader richardgung]
 To Search:
File list (Check if you may need any files): 
时序状态机\mealy_fsm1.v
..........\mealy_fsm2.v
积分梳状滤波器(CIC)设计\cic3_decimator.v
时序状态机
积分梳状滤波器(CIC)设计

CodeBus www.codebus.net