Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog_jiaotongdeng Download
 Description: Code for the Verilog Hdl, to achieve traffic light system to maintain each intersection green time for each 40 seconds, yellow for 5 seconds, turn left at light for 10 seconds, the red light 60 seconds
 Downloaders recently: [More information of uploader zsw_0123]
 To Search:
File list (Check if you may need any files):
verilog_jiaotongdeng.doc
    

CodeBus www.codebus.net