Description: DIY devices using ALTERA EP1C3 logic analyzer logic analyzer is an oscilloscope waveform similar test equipment, which can monitor the hardware circuit when the logic level (high or low), stored for later use intuitive graphical way to express, mainly to facilitate the user to debug digital circuits observed in the output logic level value.
To Search:
- [CANn] - CAN bus modal testing suspension control
- [ep1c3_sd_vga_photo] - DIY Digital Photo Frame with EP1C3 devic
- [acker] - Phased array radar designed automatic di
File list (Check if you may need any files):
Ep1c_3logic_analysis\logic_analysis\char_rom.bsf
....................\..............\char_rom.qip
....................\..............\char_rom.v
....................\..............\char_rom_bb.v
....................\..............\char_rom_data.mif
....................\..............\char_rom_data.rar
....................\..............\char_rom_inst.v
....................\..............\char_rom_wave0.jpg
....................\..............\char_rom_waveforms.html
....................\..............\Ch_rom.qip
....................\..............\db\altsyncram_0e71.tdf
....................\..............\..\altsyncram_5m31.tdf
....................\..............\..\altsyncram_dg61.tdf
....................\..............\..\altsyncram_fc61.tdf
....................\..............\..\altsyncram_hd51.tdf
....................\..............\..\altsyncram_lp51.tdf
....................\..............\..\altsyncram_n0a1.tdf
....................\..............\..\altsyncram_op51.tdf
....................\..............\..\altsyncram_ql51.tdf
....................\..............\..\altsyncram_u0a1.tdf
....................\..............\..\cntr_0df.tdf
....................\..............\..\logic_analysis.cbx.xml
....................\..............\..\logic_analysis.cmp.hdb
....................\..............\..\logic_analysis.cmp.rdb
....................\..............\..\logic_analysis.cmp_merge.kpt
....................\..............\..\logic_analysis.db_info
....................\..............\..\logic_analysis.eco.cdb
....................\..............\..\logic_analysis.eda.qmsg
....................\..............\..\logic_analysis.hier_info
....................\..............\..\logic_analysis.hif
....................\..............\..\logic_analysis.lpc.html
....................\..............\..\logic_analysis.lpc.rdb
....................\..............\..\logic_analysis.lpc.txt
....................\..............\..\logic_analysis.map.bpm
....................\..............\..\logic_analysis.map.cdb
....................\..............\..\logic_analysis.map.ecobp
....................\..............\..\logic_analysis.map.hdb
....................\..............\..\logic_analysis.map.kpt
....................\..............\..\logic_analysis.map.logdb
....................\..............\..\logic_analysis.map.qmsg
....................\..............\..\logic_analysis.map_bb.cdb
....................\..............\..\logic_analysis.map_bb.hdb
....................\..............\..\logic_analysis.map_bb.logdb
....................\..............\..\logic_analysis.pre_map.cdb
....................\..............\..\logic_analysis.pre_map.hdb
....................\..............\..\logic_analysis.rtlv.hdb
....................\..............\..\logic_analysis.rtlv_sg.cdb
....................\..............\..\logic_analysis.rtlv_sg_swap.cdb
....................\..............\..\logic_analysis.sgdiff.cdb
....................\..............\..\logic_analysis.sgdiff.hdb
....................\..............\..\logic_analysis.sld_design_entry.sci
....................\..............\..\logic_analysis.sld_design_entry_dsc.sci
....................\..............\..\logic_analysis.smart_action.txt
....................\..............\..\logic_analysis.syn_hier_info
....................\..............\..\logic_analysis.tis_db_list.ddb
....................\..............\..\logic_analysis.tmw_info
....................\..............\..\logic_analysis_global_asgn_op.abo
....................\..............\..\logic_util_heursitic.dat
....................\..............\..\prev_cmp_logic_analysis.asm.qmsg
....................\..............\..\prev_cmp_logic_analysis.eda.qmsg
....................\..............\..\prev_cmp_logic_analysis.fit.qmsg
....................\..............\..\prev_cmp_logic_analysis.map.qmsg
....................\..............\..\prev_cmp_logic_analysis.qmsg
....................\..............\..\prev_cmp_logic_analysis.sta.qmsg
....................\..............\..\prev_cmp_logic_analysis.tan.qmsg
....................\.....