Description: From state chart can be seen by ASM, state = 0, the initialization parameters, if the starting signal effectively is loaded with the divisor, then enter dividend state = 1 state, the first judge whether high dividend register more than nine by 0.14585278, if have spilling signal, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 2 state, also be judged on whether the high dividend register more than nine by 0.14585278, if is number nine, and subtract except high dividend last position is 1, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 3 state, also be judged on whether the high dividend register more than six by 0.14585278, if is number nine, and subtract except high dividend last position is 1, and return to the state Otherwise dividend registers, and enter the move to the left, a state = 4 state, at this time the judge dividend registers high 9 are outweighed by 0.14585278, if is numbe
To Search:
- [FPGA] - FPGA training course, very detailed, sui
- [BCD] - ROM vhdl for binary to BCD
File list (Check if you may need any files):
18 divide 8 divider.docx
Download