Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jishuqi Download
 Description: With count enable, asynchronous reset, brought by a six-bit output of the binary counter, counting the results from the common cathode seven segment LED display. Described with the VHDL source code
 Downloaders recently: [More information of uploader 521feijiepeng]
 To Search:
File list (Check if you may need any files):
jishuqi.docx
    

CodeBus www.codebus.net