Description: W ith the development of the techno logy of VL S I, the techno logy fo r digital signal p rocessing has
developed rap idly . In th is paper, the arch itecture of 50Hz four th2 o rder Chebyshev′ s ModelÊ digital f ilter is
show n . In the same t i me, themethod fo r f ilter coeff icient quant if icat i on is p resented . How ever, the f ilter based on
FPGA is i mp lemented . The f ilter can p rocess digital signal successfully and its perfo rmance sat isf ies w ith design
requirement .
File list (Check if you may need any files):
86verilog.doc