Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: tongbu Download
 Description: 1, the search for the data stream signal in the frame synchronization word and frame synchronization flag is given. 2, the system works after the start of 3 consecutive times to confirm the frame synchronization word into the locked state after the output frame sync flag. 3, in the locked state, such as 3 consecutive incorrect frame synchronization word, the output frame sync flag is invalid, the system re-entering the search state otherwise continue to output a valid frame sync flag.
 Downloaders recently: [More information of uploader 573481734]
 To Search:
File list (Check if you may need any files):
tongbu.doc
    

CodeBus www.codebus.net